

08/31/99
Jc551 U.S. PTO

A

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: Yongjun Hu

Title: STRUCTURES AND METHODS TO ENHANCE FIELD EMISSION IN FIELD EMITTER DEVICES

Attorney Docket No.: 303.607US1

PATENT APPLICATION TRANSMITTAL

BOX PATENT APPLICATION

Assistant Commissioner for Patents
Washington, D.C. 20231

Jc551 U.S. PTO
09/30/99
08/31/99

We are transmitting herewith the following attached items and information (as indicated with an "X"):


- ☒ Utility Patent Application under 37 CFR § 1.53(b) comprising:
- ☒ Specification (37 pgs, including claims numbered 1 through 85 and a 1 page Abstract).
 - ☒ Informal Drawing(s) (13 sheets).
 - ☒ Signed Declaration (3 pgs).
 - ☒ Check in the amount of \$4,426.00 to pay the filing fee.
- ☒ Assignment of the invention to Micron Technology, Inc. (2 pgs) and Recordation Form Cover Sheet.
- ☒ Check in the amount of \$40.00 to pay the Assignment recording fee.
- ☒ Return postcard.

The filing fee has been calculated below as follows:

	No. Filed	No. Extra	Rate	Fee
TOTAL CLAIMS	85 - 20 =	65	x 18 =	\$1,170.00
INDEPENDENT CLAIMS	35 - 3 =	32	x 78 =	\$2,496.00
[] MULTIPLE DEPENDENT CLAIMS PRESENTED				\$0.00
BASIC FEE				\$760.00
TOTAL				\$4,426.00

Please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By: 
Atty: D. C. Peter Chu
Reg. No. 41,676

Customer Number **21186**

"Express Mail" mailing label number: EL254618052US

Date of Deposit: August 31, 1999

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

By: Chris Hammond

Signature: Chris Hammond

STRUCTURES AND METHODS TO ENHANCE FIELD EMISSION IN FIELD EMITTER DEVICES

Field of the Invention

5 The present invention relates generally to semiconductor integrated circuits. More particularly, it pertains to structures and methods to enhance electron emission in a field emitter device.

Background of the Invention

10 Recent years have seen an increased interest in field emitter displays. This is attributable to the fact that such displays can fulfill the goal of being consumer-affordable hang-on-the-wall flat panel television displays with diagonals in the range of 20 to 60 inches. Certain field emitter displays operate on the same physical principles as cathode ray tube (CRT) based displays. Excited electrons
15 are guided to a phosphor target to create a display. The phosphor then emits photons in the visible spectrum. This method of operation for field emitter displays relies on an array of field emitter tips.

 Although field emitter displays promise to provide better color and image resolution, one of their problems is that it is difficult to get the field emitter to
20 emit electrons so as to strike the phosphor target to generate the display. Another problem is that video images on these displays tend to take on undesired viewing characteristics over a relative short period of time. These undesired characteristics might be caused by degradation of the field emitter display due to certain conditions near the vicinity of the field emitter displays. These issues raise
25 questions about the commercial success of the displays in the marketplace.

 Thus, what is needed are structures and methods to enhance the emission of electrons in field emitter displays while dealing with the degradation of the field emitter over time.

Summary of the Invention

The above mentioned problems with field emitter displays and other problems are addressed by the present invention and will be understood by reading
5 and studying the following specification. Structures and methods are described which accord these benefits.

In particular, an illustrative embodiment of the present invention includes a field emitter display device. This device comprises at least one emitter having an implantation that releases electrons at a predetermined energy level. The
10 implantation enhances the releasing of electrons. The implantation also acts to limit outgassing so as to inhibit the degradation of the at least one emitter. In one embodiment, this implantation is embedded in the surface of the emitter.

These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in
15 part will become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended claims.

Brief Description of the Drawings

Figures 1A-1C are a close-up illustration of an emitter tip according to one embodiment of the present invention.

Figure 2 is an illustration of energy levels of field emitters according to
25 one embodiment of the present invention.

Figure 3 is a planar view of a portion of an array of field emitters according to one embodiment of the present invention.

Figures 4A-4G are planar views of a field emitter device during various

stages of fabrication according to one embodiment of the present invention.

Figures 5A-5H are planar views of a field emitter device during various stages of fabrication according to another embodiment of the present invention.

Figures 6A-6G are planar views of a field emitter device during various stages of fabrication according to another embodiment of the present invention.

Figure 7 illustrates a sample of commercial products using a video display according to one embodiment of the present invention.

Figure 8 is a block diagram that illustrates a flat panel display system according to one embodiment of the present invention.

Detailed Description

In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced.

In the drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention.

The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the

term insulator is defined to include any material that is less electrically conductive than the materials referred to as conductors. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of
5 equivalents to which such claims are entitled.

The term "horizontal" as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term "vertical" refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as
10 "on," "side" (as in "sidewall"), "higher," "lower," "over," and "under" are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate.

In the process of identifying ways to emit electrons, it was discovered that
15 the physical characteristics of the field emitter itself might be affecting the emission of electrons. Additionally, it was discovered that the beam of emitted electrons is smaller in those field emitter displays suffering from image quality degradation. These degraded field emitters were found to be surrounded by substances and compounds near the vicinity of the field emitters. Because the
20 emitted electrons are the product of the array of tips in the field emitter display, the tip is discussed in detail below.

Figure 1A shows an embodiment of an emitter tip according to an embodiment of the present invention. A field emitter device 120 includes a substrate 100, a cathode tip 101 formed on the substrate 100, gate insulator layer
25 102, gate lines 116, and a phosphorescent anode 127 in opposing position with respect to the cathode tip 101. The construction of those elements of the field emitter device 120 will be explained below in other figures.

The cathode tip 101 emits electrons in response to the presence of an

electromagnetic field. The phosphorescent anode 127 releases photons when the emitted electrons strike the surface of the phosphorescent anode 127. An array of cathode tips 101 and phosphorescent anodes 127 forms the field emitter display. Video images are shown on the display as a result of the input of visual signals being modulated by the array of cathode tips 101 and phosphorescent anodes 127.

The cathode tip 101 includes an implantation 118. This implantation 118 affects the physical characteristics of the cathode tip 101 to enhance the releasing of electrons. This will be discussed below. Without this implantation 118, a strong electric field can be used to coerce the cathode tip 101 to emit more electrons.

Figure 1B shows a method of increasing the emission of electrons through the use of a strong electric field. For illustrative purposes only, the cathode tip 101 is shown as a cone with base radius b and height h . For simplifying the analysis, a circular disk 122 of radius b with uniform surface charge density σ is assumed. This circular disk lies in the x plane with its center at the origin.

Since electrons are emitted at point P, the behavior of the electric field at point P is investigated. From Figure 1B, the contribution of the charges on opposite sides of the circular disk 122 to the electric field in the x direction is canceled. However, the contribution of charges to the electric field in the z direction is cumulative. Therefore, the electric field at point P contains only the component in the z direction.

It is understood from the science of electromagnetism that the electric field of point P measuring from circular disk 122 is given by the equation: $E_z = (\sigma/2\epsilon)(1 - (h / (h^2 + b^2)^{1/2}))$. E_z is the electric field in the z direction, ϵ is the permittivity, h is the height of the cone 101, and b is the radius of the cone 101.

Therefore, the electric field is directly proportional to σ and inversely proportional to the radius b of the cone 101. Increasing the electric field would increase the emission of electrons. Thus to increase the emission of electrons,

more charges must be supplied because of σ ; this would mean imposing a larger potential across the cathode tip 101. Another way to increase the emission of electrons would be to make the tip of the cathode tip 101 sharper; this is accomplished by making the radius b smaller.

5 Figure 1C shows the cathode tip 101 with the implantation 118. This implantation 118 enhances the releasing of electrons without the need to increase the strength of the electric field. However, in one embodiment, electron emission is further enhanced by using the implantation 118 with an increase in the strength of the electric field.

10 Another benefit of the implantation 118 is that it allows the cathode tip 101 to limit outgassing, which has deteriorating effects upon the field emitter. One way to understand the problem of outgassing is to look at a measurement called the work function. The work function is a quantity of energy that must be supplied to move the electron from the surface of the cathode tip 101. Electrons
15 that are more tightly bound within the cathode tip 101 require more energy to move. Different materials have different work functions. The cathode tip 101 without the implantation 118 is a source of outgassed materials. These outgassed materials increase the bond that binds the electron in the emitter tip. Therefore, the work function of the cathode tip 101 without the implantation 118 is increased
20 in the presence of outgassing. As a result, the size of the emitted electron beam is reduced.

 Outgassed substances and compounds exist in the environment near the vicinity of the cathode tip 101. The anode 127, the site that releases photons upon contact by the emitted electrons from the cathode tip 101, is one source of the
25 outgassing. Another source is the cathode tip 101. The outgassing may contain carbon-based compounds, oxygen, hydrogen, water, argon, nitrogen, moisture, and others. In the absence of implantation 118, these outgassed substances and compounds act against the cathode tip 101. Once the physical structure of the

emitter tip is degraded, the size of the emitted electron beam is correspondingly reduced.

The implantation 118 helps the cathode tip 101 to be stable to limit outgassing so as to inhibit degradation to the cathode tip 101. Stable is understood to mean the inclusion of resistance to forces that disturb or alter the chemical makeup or physical state of the cathode tip 101. In one embodiment, inhibit is understood to mean the inclusion of substantial resistance to the degradation of the cathode tip 101. In another embodiment, inhibit is understood to mean the inclusion of a complete prevention of degradation of the cathode tip 101.

Figure 2 is a graph of energy levels of a field emitter according to one embodiment of the present invention. The graph represents a potential barrier (or potential hill) 20 that has been lowered because of the presence of an energy quantity $q\Delta\phi$. An electron must climb to the top 28 of the potential hill to free itself from the field emitter tip to reach the phosphorescent anode.

The potential hill 20 includes Fermi level 22. This level is symbolically represented by E_F . E_F is derived from Fermi-Dirac statistical analysis. It is understood that E_F represents the symmetrical reference point for the probability that a quantity of charges would exist or not exist above and below E_F . For illustrative purposes in the present embodiment, E_F is a likely starting point for an electron to begin its ascent to the top 28 to free itself from the tip of the field emitter.

The level 24 (E_{v0}) is an energy level, without $q\Delta\phi$, that an electron must reach to free itself from the tip of the field emitter. However, in the presence of $q\Delta\phi$, the level E_{v0} is reduced to E_{v1} . At level E_{v1} , an electron may free itself with less effort from the tip of the field emitter to reach the phosphorescent anode 127.

The energy quantity $q\Delta\phi$ is composed of the magnitude of the electronic charge, q , and $\Delta\phi$. $\Delta\phi$ is a lowering mechanism that reduces the potential hill 20. In one embodiment, $\Delta\phi$ is described as $\Delta\phi = (qE / 4\pi\epsilon_s)^{1/2}$, where:

$\Delta\phi$ is in volts.

q is in coulombs. q is the magnitude of the electronic charge.

E is in newtons per coulomb. E is the electric field.

ϵ_s is in coulombs per volt-meter. ϵ_s is the permittivity of the material of the
5 emitter tip. In one embodiment, ϵ_s represents the permittivity of silicon.

Thus to lower the potential hill 20 to allow electrons to escape the field
emitter tip, the quantity $q\Delta\phi$ should be increased. Since q is a constant, the
controllable quantity is $\Delta\phi$. To increase $\Delta\phi$ would require either increasing the
electric field E , decreasing the permittivity ϵ_s of the material of the emitter tip, or
10 both. It is understood that ϵ_s is described as $\epsilon_s = \epsilon_r\epsilon_0$, where:

ϵ_r is the relative dielectric constant of the material of the emitter tip.

ϵ_0 is in coulombs per volt-meter. ϵ_0 is the permittivity of free space.

To decrease the permittivity ϵ_s of the material of the emitter tip would
require decreasing the relative dielectric constant ϵ_r since the permittivity of free
15 space ϵ_0 is a constant. In one embodiment, the relative dielectric constant ϵ_r is the
relative dielectric constant of silicon.

Another way to understand how emission of electrons can be eased is to
improve the image force. An image force is created when negative charges are
brought near the surface of the cathode tip's surface. Positive charges are
20 attracted to such negative charges and will be induced under the surface of the
cathode tip. Such induction creates a force that, when combined with an external
electric field, would reduce the potential barrier. As previously mentioned, this
potential barrier is the hill that electrons must escape to free themselves from the
field emitter tip to reach the phosphorescent anode.

25 Yet another way to understand how emission of electrons can be eased is to
increase the Schottky effect. This effect is realized when a semiconductor material
is brought in contact with a layer of low relative dielectric constant material. In
one embodiment, the Fermi level is moved so as to shorten the potential barrier

that the electrons must climb to free themselves from the tip of the field emitter.

In another embodiment, the top of the potential barrier is lowered.

In yet another way to understand the emission of electrons, by affecting the lowering mechanism, affecting the image force, improving the Schottky effect, or
5 lowering the dielectric of the field emitter, the energy level by which the electrons must be excited to free them from the electronic bond with the nucleus of the material of the cathode tip and move them from the cathode tip is reduced.

Figure 3 is a planar view of an embodiment of a portion of an array of field emitter devices including 350A, 350B, 350C, . . . , 350N, and constructed
10 according to an embodiment of the present invention. The field emitter array 305 includes a number of cathodes, 301₁, 301₂, 301₃, . . . , 301_n, formed in rows along a substrate 300. A gate insulator 302 is formed along the substrate 300 and surrounds the cathodes. A number of gate lines 316 are on the gate insulator. A number of anodes including 327₁, 327₂, 327₃, . . . , 327_n are formed in columns
15 orthogonal to and opposing the rows of cathodes. In one embodiment, the anodes include multiple phosphors. In another embodiment, the anodes are coated with phosphorescent or luminescent substances or compounds. Additionally, the intersections of the rows and columns form pixels.

Each field emitter device in the array, 350A, 350B, . . . , 350N, is
20 constructed in a similar manner. Thus, only one field emitter device 350N is described herein in detail. All of the field emitter devices are formed along the surface of a substrate 300. In one embodiment, the substrate includes a doped silicon substrate 300. In an alternate embodiment, the substrate is a glass substrate 300, including silicon dioxide (SiO₂). Each field emitter device 350
25 includes a cathode 301 formed in a cathode region 325 of the substrate 300. The cathode 301 includes a polysilicon cone 301. In one exemplary embodiment, the polysilicon cone 301 includes an implantation 318.

A gate insulator 302 is formed in an insulator region 312 of the substrate

300. The cathode 301 and the gate insulator 302 have been formed, in one embodiment, from a single layer of polysilicon. A gate 316 is formed on the gate insulator 302.

An anode 327 opposes the cathode 301. In one embodiment, the anode is covered with light emitting substances or compounds that are luminescent or phosphorescent.

Figures 4A-4G show a process of fabrication for a field emitter device according to one embodiment of the present invention. Figure 4A shows the structure focusing on the cathode tip, after tip sharpening, following the first stages of processing. One with ordinary skill in the art would be familiar with these stages of processing.

Figure 4B shows the structure during an implantation of a dose of ions into a portion of the cathode tip 401. In one embodiment, the implantation is a shallow implantation using low energy. In another embodiment, the ions are implanted to form an implantation layer 418 at about 50 to 100 Angstroms from the surface of the portion of the cathode tip 401. In another embodiment, the dose of ions is a high dose that includes 10^{17} per square centimeter of ions. In another embodiment, the ion is one species of atomic oxygen, such as O^+ . In another embodiment, the ion forms an oxide compound with the material of the cathode tip; in this embodiment, the ion includes O^{2-} ions. In another embodiment, the ion forms a superoxide compound with the material of the cathode tip; in this embodiment, the ion includes O_2^- ions. In another embodiment, the ion forms a peroxide compound with the material of the cathode tip. In one embodiment, the implantation layer 418 that is formed is a silicon oxide layer; it is understood that the relative dielectric constant of the silicon oxide layer with bubbles or other imperfections is approximately 3.0 whereas the relative dielectric constant of silicon is about 12. In yet another embodiment, the ion is one species of atomic nitrogen. In a further embodiment, the ion is an ionic nitride. It is understood

that a compound of silicon nitride has a relative dielectric constant of about 7.5 whereas the relative dielectric constant of silicon is about 12.

Figure 4C shows the structure after the next sequence of fabrication stages.

In one embodiment, an annealing process is used upon the cathode tip 401 to stabilize the ion implantation to form the implantation 418. The structure now appears as in Figure 4C. In one embodiment, the annealing process is a rapid thermal process using nitrogen. The temperature range for such a process is about 850 degrees Celsius to about 1000 degrees Celsius.

Figure 4D shows the structure following the next sequence of processing.

The insulator 408 may be referred to as a gate insulator or grid dielectric. The insulator 408 is formed over the cathode tip 401 and the substrate 400. The regions of the insulator 408 that surround the cathode tip 401 constitute an insulator region 412 for the field emitter device.

Figure 4E shows the structure following the next stages of processing. A gate or gate layer 416 is formed on the insulator layer 408. The gate layer 416 includes any conductive layer material and can be formed using any suitable technique. One exemplary technique includes chemical vapor deposition (CVD).

Figure 4F shows the structure following the next stages of processing. Following deposition, the gate layer 416 undergoes a removal stage. In one embodiment, the gate layer 416 is removed until a portion of the insulator layer 408, covering the cathode tip 401, is revealed.

Figure 4G shows the structure after the next sequence of processing. Here a portion of the insulator layer 408 is removed from the surrounding of the cathode tip 401. The portion of the insulator layer 408 is removed using any suitable technique as will be understood by one of ordinary skill in the field of semiconductor processing and field emission device fabrication; one exemplary technique includes using reactive ion etching. The formation of the anode 427 is further formed opposing the cathode tip 401 in order to complete the field

emission device. The formation of the anode, and completion of the field emission device structure, can be achieved in numerous ways as will be understood by those of ordinary skill in the art of semiconductor and field emission device fabrication.

5 Figures 5A-5H show fabrication of a field emitter device according to one embodiment of the present invention. Figure 5A shows the structure focusing on the cathode tip, after tip sharpening, following the first stages of processing.

Figure 5B shows the structure following the next sequence of processing. The insulator 508 is also known as a gate insulator, or grid dielectric. The
10 insulator 508 is formed over the cathode tip 501 and the substrate 500. The regions of the insulator 508 that surround the cathode tip 501 constitute an insulator region 512 for the field emitter device.

Figure 5C shows the structure following the next stages of processing. A gate or gate layer 516 is formed on the insulator layer 508. The gate layer 516
15 includes any conductive layer material and can be formed using any suitable technique. One exemplary technique includes chemical vapor deposition (CVD).

Figure 5D shows the structure following the next stages of processing. Following deposition, the gate layer 516 undergoes a removal stage. The gate layer 516 is removed using a suitable technique until a portion of the insulator
20 layer 508, covering the cathode tip 501, is revealed; one exemplary technique includes chemical mechanical planarization.

Figure 5E shows the structure after the next sequence of processing. Here a portion of the insulator layer 508 is removed from the surrounding of the cathode tip 501. The portion of the insulator layer 508 is removed using any
25 suitable technique as will be understood by one of ordinary skill in the field of semiconductor processing and field emission device fabrication; one exemplary technique includes a combination of a lift-off technique and reactive ion etching process.

Figure 5F shows the structure during an implantation of a dose of ions into a portion of the cathode tip 501. In one embodiment, the implantation is a shallow implantation using low energy. In another embodiment, the ions are implanted at about 50 to 100 Angstroms from the surface of the portion of the cathode tip 501.

5 In another embodiment, the dose of ions is a high dose that includes 10^{17} per square centimeter of ions. In another embodiment, the ion is one species of atomic oxygen, such as O^+ . In another embodiment, the ion forms an oxide compound with the material of the cathode tip; in this embodiment, the ion includes O^{2-} ions. In another embodiment, the ion forms a superoxide compound
10 with the material of the cathode tip; in this embodiment, the ion includes O_2^- ions. In one embodiment, the implantation layer 418 that is formed is a silicon oxide layer; it is understood that the relative dielectric constant of the silicon oxide layer is approximately 4 whereas the relative dielectric constant of silicon is about 12. In yet another embodiment, the ion is one species of atomic nitrogen. In a further
15 embodiment, the ion is an ionic nitride. It is understood that a compound of silicon nitride has a relative dielectric constant of approximately 7.5 whereas the relative dielectric constant of silicon is about 12.

Figure 5G shows the structure after the next sequence of fabrication stages. In one embodiment, an annealing process is used upon the cathode tip 501 to
20 stabilize the ion implantation to form the implantation 518. The structure now appears as in Figure 5G. In one embodiment, the annealing process is a rapid thermal process using nitrogen. In a further embodiment, the temperature range for such a process is about 850 degrees Celsius to about 1000 degrees Celsius.

Figure 5H shows the structure after the next sequence of processing. The
25 formation of the anode 527 is further formed opposing the cathode tip 501 in order to complete the field emission device. The formation of the anode, and the completion of the field emission device structure, can be achieved in numerous ways as will be understood by those of ordinary skill in the art of semiconductor

and field emission device fabrication. The formation of the anodes, and completion of the field emission device itself, do not limit the present invention and as such are not presented in full detail here.

Figures 6A-6G show a process of fabrication for a field emitter device according to an embodiment of the present invention. Figure 6A shows the structure focusing on the cathode tip, after tip sharpening, following the first stages of processing. One with ordinary skill in the art would be familiar with these stages of processing.

Figure 6B shows the structure during the process of implantation of at least a portion of the cathode tip 601 with a layer of low relative dielectric constant material. In one embodiment, a uniform-step-coverage technique is used to apply a layer of the low relative dielectric constant material with uniform thickness. In one embodiment, the layer of low relative dielectric constant has a value less than about the relative dielectric constant of the material of the cathode tip 601. In another embodiment, the layer of low relative dielectric constant has a value less than about 50 percent of the relative dielectric constant of the material of the cathode tip 601. In another embodiment, the layer of low relative dielectric constant has a value less than about 5. In yet another embodiment, the layer of low relative dielectric constant has a value less than about 12.

Figure 6C shows the structure after the next sequence of fabrication stages. In one embodiment, a layer of silicon 606 is used to cover the layer 605. In another embodiment, the silicon layer 606 includes a thickness of 50 to 100 Angstroms. Having covered up the layer 605 with the layer of amorphous silicon 606, an implantation 618 is defined. In one embodiment, the layer of silicon 606 is continuous. In another embodiment, the layer of silicon 606 is a thin film, about 50 to 100 Angstroms. Reducing the thickness of the layer of silicon 606 tends to reduce outgassing within the vicinity of the cathode tip 601.

Figure 6D shows the structure following the next sequence of processing.

The insulator 608 may be referred to as a gate insulator or grid dielectric. The insulator 608 is formed over the cathode tip 601 and the substrate 600. The regions of the insulator 608 that surround the cathode tip 601 constitute an insulator region 612 for the field emitter device.

5 Figure 6E shows the structure following the next stages of processing. A gate, or gate layer 616, is formed on the insulator layer 608. The gate layer 616 includes any conductive layer material and can be formed using any suitable technique, such as sputtering or chemical vapor deposition.

 Figure 6F shows the structure following the next stages of processing.
10 Following deposition, the gate layer 616 undergoes a removal stage. In one embodiment, the gate layer 616 is removed until a portion of the insulator layer 608, covering the cathode tip 601, is revealed.

 Figure 6G shows the structure after the next sequence of processing. Here a portion of the insulator layer 608 is removed from the surrounding of the
15 cathode tip 601. The portion of the insulator layer 608 is removed using any suitable technique as will be understood by one of ordinary skill in the field of semiconductor processing and field emission device fabrication. One exemplary technique includes a combination of a lift-off technique and reactive ion etching.

 The formation of the anode 627 is further formed opposing the cathode tip
20 601 in order to complete the field emission device. The formation of the anode, and completion of the field emission device structure, can be achieved in numerous ways as will be understood by those of ordinary skill in the art of semiconductor and field emission device fabrication. The formation of the anodes and completion of the field emission device do not limit the present invention and
25 as such are not presented in full detail here.

 Figure 7 shows exemplary video display products using an array of field emitter devices 708 in accordance with an embodiment of the present invention. The array of field emitter devices 708 are described and presented above in

connection with the above figures. In one embodiment, the video display product is a camcorder 702; the camcorder 702 includes a camcorder viewfinder incorporating an array of field emission devices. In another embodiment, the video display product is a flat-screen television 704 incorporating an array of field emission devices. In a further embodiment, the video display product is a personal appliance 706 incorporating an array of field emission devices. In all embodiments, the video display product includes a display screen for showing a video image.

Figure 8 is a block diagram that illustrates an embodiment of a flat panel display system 850 according to an embodiment of the present invention. A flat panel display includes a field emitter array formed on a glass substrate. The field emitter array includes a field emitter array 830 as described and presented above in connection with the above Figures. A row decoder 820 and a column decoder 810 each couple to the field emitter array 830 in order to selectively access the array. Further, a processor 840 is included which is adapted to receiving input signals and providing the input signals to address the row and column decoders 820 and 810.

Conclusion

Thus, structures and methods have been described to enhance electron emission and to limit outgassing in field emitter devices. The various embodiments can be operated in severe environments, such as in temperatures above room temperature, in space applications, and in aqueous environments. Additionally, the invention is especially appropriate for mobile applications since it can be operated with a low power supply.

Although the specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is calculated to achieve the same purpose may be substituted

for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative, and not restrictive. Combinations of the above embodiments and other embodiments will be apparent to those of skill
5 in the art upon reviewing the above description. The scope of the invention includes any other applications in which the above structures and fabrication methods are used. Accordingly, the scope of the invention should only be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.

10

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2

What is claimed is:

1. A field emitter display device, comprising:
at least one emitter having an implanted oxide layer that releases electrons
5 at a predetermined energy level.
2. The device of claim 1, wherein the implanted oxide layer inhibits
outgassing that includes moisture.
- 10 3. A field emitter display device, comprising:
at least one emitter having an implantation that releases electrons at a
predetermined energy level, wherein the implantation lowers the potential barrier
to enhance the releasing of electrons.
- 15 4. The device of claim 3, wherein the implantation is a layer underneath the
surface of the at least one emitter.
5. A field emitter display device, comprising:
at least one emitter having an implantation that emits electrons at a
20 predetermined energy level, wherein the implantation affects the lowering
mechanism so as to enhance the emission of electrons.

6. The device of claim 5, wherein the implantation is a layer underneath the surface of the at least one emitter.

5 7. A field emitter display device, comprising:
at least one emitter having an implantation that releases electrons at a predetermined energy level, wherein the implantation affects the image force so as to enhance the releasing of electrons.

10 8. The device of claim 7, wherein the implantation is a layer underneath the surface of the at least one emitter.

9. A field emitter display device, comprising:
at least one emitter having an implantation that emits electrons at a
15 predetermined energy level, wherein the implantation enhances the Schottky effect so as to enhance the emission of electrons.

10. The device of claim 9, wherein the implantation is a layer underneath the surface of the at least one emitter.

20

11. A field emitter display device, comprising:

at least one emitter having an implantation that releases electrons at a predetermined energy level, wherein the implantation decreases the dielectric effect of the at least one emitter to enhance the releasing of electrons.

5 12. The device of claim 11, wherein the implantation is a layer underneath the surface of the at least one emitter.

13. A field emitter display device, comprising:

10 at least one emitter having a layer that releases electrons at a predetermined energy level, wherein the layer enhances the releasing of electrons and the layer limits the outgassing so as to inhibit degradation of the at least one emitter.

14. The device of claim 13, wherein the layer is embedded in the surface of the at least one emitter.

15

15. A field emitter display device, comprising:

at least one emitter having a layer that releases electrons at a predetermined energy level, wherein the layer lowers the potential barrier to enhance the releasing of electrons and the layer limits the outgassing so as to inhibit
20 degradation of the at least one emitter.

16. The device of claim 15, wherein the layer is embedded in the surface of the at least one emitter.

17. A field emitter display device, comprising:

5 at least one emitter having a layer that releases electrons at a predetermined energy level, wherein the layer affects the image force so as to enhance the releasing of electrons and the layer limits the outgassing so as to inhibit degradation of the at least one emitter.

10 18. The device of claim 17, wherein the layer is embedded in the surface of the at least one emitter.

19. A field emitter display device, comprising:

15 at least one emitter having a layer that emits electrons at a predetermined energy level, wherein the layer improves the Schottky effect so as to enhance the emission of electrons and the layer limits the outgassing so as to inhibit degradation of the at least one emitter.

20. The device of claim 19, wherein the layer is embedded in the surface of the at least one emitter.

21. A field emitter display device, comprising:

at least one emitter having a layer that releases electrons at a predetermined energy level, wherein the layer decreases the dielectric effect of the at least one emitter to enhance the releasing of electrons and the layer limits the outgassing so as to inhibit degradation of the at least one emitter.

22. The device of claim 21, wherein the layer is embedded in the surface of the at least one emitter.

23. A field emitter display device, comprising:

at least one emitter having a silicon oxide layer.

24. A field emitter display device, comprising:

at least one emitter having an oxide layer that releases electrons at a predetermined energy level.

25. A field emitter display device, comprising:

at least one emitter having an embedded silicon oxide layer.

26. The device of claim 25, wherein the embedded silicon oxide layer is formed by an implantation process.

27. A field emitter display device, comprising:

at least one emitter having an external coating and an embedded layer that releases electrons at a predetermined energy level, wherein the embedded layer limits outgassing to inhibit degradation of the at least one emitter and enhances the releasing of electrons.

28. A field emitter display device, comprising:

at least one emitter having an external coating and an embedded layer that releases electrons at a predetermined energy level, wherein the embedded layer limits outgassing to inhibit degradation of the at least one emitter and lowers the potential barrier to enhance the releasing of electrons.

29. A field emitter display device, comprising:

at least one emitter having an external coating and an embedded layer that releases electrons at a predetermined energy level, wherein the embedded layer limits outgassing to inhibit degradation of the at least one emitter and affects the lowering mechanism so as to enhance the emission of electrons.

30. A field emitter display device, comprising:

at least one emitter having an external coating and an embedded layer that

releases electrons at a predetermined energy level, wherein the embedded layer limits outgassing to inhibit degradation of the at least one emitter and affects the image force so as to enhance the releasing of electrons.

5 31. A field emitter display device, comprising:

at least one emitter having an external coating and an embedded layer that releases electrons at a predetermined energy level, wherein the embedded layer limits outgassing to inhibit degradation of the at least one emitter and improves the Schottky effect so as to enhance the emission of electrons.

10

32. A field emitter display device, comprising:

at least one emitter having an external coating and an embedded layer that releases electrons at a predetermined energy level, wherein the embedded layer limits outgassing to inhibit degradation of the at least one emitter and decreases the dielectric effect of the at least one emitter to enhance the releasing of electrons.

15

33. A field emitter display device, comprising:

at least one emitter having an implantation that releases electrons at a predetermined energy level, wherein the implantation reduces the potential barrier to enhance the releasing of electrons and inhibits degradation of the at least one emitter in the presence of the outgassing; and

20

a light-emitting target that radiates when the released electrons strike the
light-emitting target.

34. The device of claim 33, wherein the light-emitting target is coated with
5 luminescent matter.

35. The device of claim 33, wherein the light-emitting target is coated with
phosphorescent matter.

10 36. A video display, comprising:
a display screen for showing a video image; and
an array of field emission devices capable of forming the video image,
wherein the array of field emission devices comprises:
at least one emitter having an implantation that releases electrons at
15 a predetermined energy level, wherein the implantation reduces the dielectric
effect of the at least one emitter and is stable in the presence of the outgassing; and
a light-emitting target that radiates when the released electrons
strike the light-emitting target.

20 37. A method for enhancing the emission of electrons in a field emitter device,
comprising:

forming at least one tip behaving as cathodes in the field emitter device, the
at least one tip emitting electrons at a predetermined energy level;

forming at least one phosphorescent target behaving as anodes in the field
emitter device, the at least one phosphorescent target receptive to the emitted

5 electrons; and

implanting the at least one tip with a layer having a reduced dielectric
constant, the layer enhancing the emission of electrons and limiting the outgassing
so as to inhibit degradation in the field emitter device.

10 38. The method of claim 37, wherein the method proceeds in the order
presented.

39. The method of claim 37, wherein implanting the at least one tip with a
layer comprises implanting with the layer that affects the image force so as to
15 enhance the emission of electrons.

40. The method of claim 37, wherein implanting the at least one tip with a
layer comprises implanting with the layer that improves the Schottky effect so as
to enhance the emission of electrons.

20

41. A method of forming a field emission device, comprising:

forming an emitter tip on a substrate;

forming a substance on at least a portion of the emitter tip, wherein the substance decreases the dielectric effect of the emitter tip; and

forming an anode opposite the emitter tip.

5

42. The method of claim 41, wherein forming the substance comprises forming the substance that lowers the potential barrier to enhance the emission of electrons.

43. The method of claim 41, wherein forming the substance comprises forming the substance that affects the image force so as to enhance the emission of electrons.

44. The method of claim 41, wherein forming the substance comprises forming the substance that improves the Schottky effect so as to enhance the emission of electrons.

45. A method of forming a field emission device, comprising:

forming an emitter tip on a substrate;

implanting a substance to form a compound in at least a portion of the

emitter tip, wherein the implanting reduces the dielectric effect of the emitter; and

forming an anode opposite the emitter tip.

46. The method of claim 45, wherein implanting the substance to form the compound comprises implanting the substance that lowers the potential barrier to enhance the emission of electrons.

5

47. The method of claim 45, wherein implanting the substance to form the compound comprises implanting the substance that affects the image force so as to enhance the emission of electrons.

10 48. The method of claim 45, wherein implanting the substance to form the compound comprises implanting the substance that improves the Schottky effect so as to enhance the emission of electrons.

49. A method of forming a field emission device, comprising:
15 forming an emitter tip on a substrate;
implanting oxygen ions in at least a portion of the emitter tip; and
forming an anode opposite the emitter tip.

50. The method of claim 49, wherein implanting oxygen ions comprises
20 implanting O^- ions.

51. The method of claim 49, wherein implanting oxygen ions comprises implanting O^{2-} ions.

52. The method of claim 49, wherein implanting oxygen ions comprises
5 implanting O_2^- ions.

53. The method of claim 49, wherein implanting oxygen ions comprises implanting a species of oxygen ions to form a silicon dioxide compound.

10 54. A method of forming a field emission device, comprising:
forming an emitter tip on a substrate;
implanting a predetermined dose of oxygen ions in at least a portion of the
emitter tip; and
forming an anode opposite the emitter tip.

15 55. The method of claim 54, wherein implanting the predetermined dose of oxygen ions comprises implanting the predetermined dose of oxygen ions on the order of about 10^{17} per square centimeter.

20 56. The method of claim 54, further comprising annealing to stabilize the oxygen ions embedded in the emitter tip.

57. The method of claim 56, wherein annealing to stabilize the compound comprises annealing through a rapid thermal process using nitrogen.

5 58. The method of claim 56, wherein annealing occurs in a temperature greater than about 850 degrees Celsius.

59. The method of claim 56, wherein annealing occurs in a temperature less than about 1000 degrees Celsius.

10

60. The method of claim 56, wherein annealing occurs in a temperature greater than about 850 degrees Celsius and less than about 1000 degrees Celsius.

61. A method of forming a field emission device, comprising:

15

forming an emitter tip on a substrate;

implanting a predetermined dose of oxygen ions to form a compound in at least a portion of the emitter tip;

annealing to stabilize the compound embedded in the emitter tip; and

forming an anode opposite the emitter tip.

20

62. The method of claim 61, wherein implanting the predetermined dose of oxygen ions comprises implanting a desired dose of oxygen ions on the order of about 10^{17} per square centimeter.

5 63. The method of claim 61, wherein annealing to stabilize the compound comprises annealing through a rapid thermal process using nitrogen.

64. The method of claim 61, wherein annealing to stabilize the compound comprises annealing in a temperature greater than about 850 degrees Celsius and
10 less than about 1000 degrees Celsius.

65. The method of claim 61, wherein the method proceeds in the order presented.

15 66. A method of forming a field emission device, comprising:
forming an emitter tip on a substrate;
implanting oxygen ions at a predetermined depth greater than about 50
Angstroms and less than about 100 Angstroms from the surface of the emitter tip;
annealing to stabilize the oxygen ions embedded in the emitter tip; and
20 forming an anode opposite the emitter tip.

67. The method of claim 66, wherein implanting oxygen ions comprises implanting a desired dose of oxygen ions on the order of about 10^{17} per square centimeter.

5 68. The method of claim 66, wherein annealing to stabilize the compound comprises annealing through a rapid thermal process using nitrogen.

69. The method of claim 66, wherein annealing to stabilize the compound comprises annealing in a temperature greater than about 850 degrees Celsius and
10 less than about 1000 degrees Celsius.

70. A method of forming a field emission device, comprising:
forming an emitter tip on a substrate;
implanting a substance on at least a portion of the emitter tip so as to form
15 an implanted layer having a relative dielectric constant less than about the relative dielectric constant of the emitter tip;
annealing to stabilize the implanted layer in the emitter tip; and
forming an anode opposite the emitter tip.

71. The method of claim 70, wherein implanting a substance comprises implanting a desired dose of oxygen ions on the order of about 10^{17} per square centimeter.

5 72. The method of claim 70, wherein annealing to stabilize the compound comprises annealing through a rapid thermal process using nitrogen.

73. The method of claim 70, wherein annealing to stabilize the compound comprises annealing in a temperature greater than about 850 degrees Celsius and
10 less than about 1000 degrees Celsius.

74. The method of claim 70, wherein implanting the substance comprises implanting at a depth greater than about 50 Angstroms and less than about 100 Angstroms.
15

75. A method of forming a field emission device, comprising:
forming an emitter tip containing silicon on a substrate;
implanting a dose of oxygen ions of about 10^{17} per square centimeter on at
least a portion of the emitter tip so as to create a relative dielectric constant of the
20 emitter tip greater than about 3.0 and less than about 12;
annealing in nitrogen to form a layer of silicon oxide embedded at a depth

greater than about 50 Angstroms and less than about 100 Angstroms in the emitter tip using a rapid thermal process at a temperature greater than about 850 degrees Celsius and less than about 1000 degrees Celsius; and
forming an anode opposite the emitter tip.

5

76. A method of forming a field emission device, comprising:
forming an emitter tip containing silicon on a substrate;
implanting a dose of oxygen ions of about 10^{17} per square centimeters in at least a portion of the emitter tip;
annealing in nitrogen to form a layer of silicon dioxide embedded at a depth greater than about 50 Angstroms and less than about 100 Angstroms in the emitter tip using a rapid thermal process at a temperature greater than about 850 degrees Celsius and less than about 1000 degrees Celsius; and
forming an anode opposite the emitter tip.

10

15

77. The method of claim 76, wherein implanting the dose of oxygen ions comprises implanting oxygen ions to form a superoxide compound.

78. A method of forming a field emission device, comprising:

20

forming an emitter tip on a substrate;
implanting a species of nitrogen at greater than about 50 Angstroms and

less than about 100 Angstroms from the surface of the emitter tip;

annealing to form a compound containing the species of nitrogen embedded
in the emitter tip; and

forming an anode opposite the emitter tip.

5

79. A method of forming a field emission device, comprising:

forming an emitter tip on a substrate;

implanting ionic nitride on at least a portion of the emitter tip;

annealing to form a compound containing nitride embedded in the emitter

10 tip; and

forming an anode opposite the emitter tip.

80. A method of forming a field emission device, comprising:

forming an emitter tip on a substrate;

15 depositing a layer of low relative dielectric constant material over the
emitter tip so as to enhance the emission of electrons;

depositing a layer of a substance over the layer of low relative dielectric
constant material; and

forming an anode opposite the emitter tip.

20

81. The method of claim 80, wherein depositing the layer of low relative

dielectric constant material comprises depositing through a uniform-step-coverage technique to form a uniform thickness layer of the low relative dielectric constant material.

5 82. The method of claim 80, wherein depositing the layer of low relative dielectric constant material comprises depositing a layer of a material having a dielectric constant less than about 12.

83. The method of claim 80, wherein depositing the layer of the substance
10 comprises depositing to form a thickness greater than about 50 Angstroms and less than about 100 Angstroms.

84. The method of claim 80, wherein depositing the layer of the substance
15 comprises depositing an amorphous and continuous film of the substance.

85. The method of claim 80, wherein depositing the layer of the substance
 comprises depositing an amorphous and continuous film of silicon.

STRUCTURES AND METHODS TO ENHANCE FIELD EMISSION IN
FIELD EMITTER DEVICES

Abstract of the Disclosure

5 Structures and methods to ease electron emission and limit outgassing so as
to inhibit degradation to the electron beam of a field emitter device are described.
In one method to ease such electron emission, a layer of low relative dielectric
constant material is formed under the surface of the field emitter tip. Another
method is to coat the field emitter tip with a low relative dielectric constant
10 substance or compound to form a layer and then cover that layer with a thin layer
of the material of the field emitter tip.

"Express Mail" mailing label number: EL254618052US
Date of Deposit: August 31, 1999
I hereby certify that this paper or fee is being deposited with the
United States Postal Service "Express Mail Post Office to Addressee"
service under 37 CFR 1.10 on the date indicated above and is
addressed to the Assistant Commissioner for Patents,
Washington, D.C. 20231
Printed Name Chris Hammond
Signature Chris Hammond



F161B





FIG 1C

118




FIG. 2

2024-04-04 10:00




FIG. 3




FIG. 4A





FIG. 4B




FIG. 4C

6246642860




FIG. 4D




FIG. 4E




FIG. 4F




FIG 4G

2025 RELEASE UNDER E.O. 14176

A hand-drawn diagram illustrating wave propagation in a three-layered system. The layers are labeled with their respective wave speeds: 516 (top layer), 501 (middle layer), and 512 (bottom layer). A wave pulse is shown incident from the bottom layer (512) at an angle. The wave reflects off the interfaces between the layers. The wave speed in the bottom layer is labeled as 500. The diagram shows the incident wave, the reflected wave, and the refracted wave in the middle layer (501).

File 5C

Variable	Mean	SD	Min	Max
Age	34.5	10.2	22	55
Gender	0.5	0.5	0	1
Marital status	0.6	0.5	0	1
Education	12.5	1.5	10	15
Income	15.2	5.8	10	25
Health status	0.8	0.4	0	1
Stress level	3.2	1.5	1	5
Life satisfaction	4.5	1.2	3	6
Work engagement	5.1	1.1	4	6
Organizational commitment	5.3	1.0	4	6
Job satisfaction	4.8	1.3	3	6
Turnover intention	1.2	0.8	0	3
Organizational citizenship behavior	5.5	1.0	4	6
Employee well-being	4.9	1.1	3	6
Work-life balance	4.2	1.4	3	6
Perceived organizational support	5.0	1.2	4	6
Psychological safety	5.2	1.1	4	6
Trust in supervisor	5.4	1.0	4	6
Team cohesion	5.6	0.9	4	6
Communication effectiveness	5.7	0.8	4	6
Conflict resolution	5.8	0.7	4	6
Decision-making quality	5.9	0.6	4	6
Problem-solving skills	6.0	0.5	4	6
Leadership effectiveness	6.1	0.4	4	6
Organizational performance	6.2	0.3	4	6
Customer satisfaction	6.3	0.2	4	6
Employee retention	6.4	0.1	4	6
Organizational innovation	6.5	0.1	4	6
Employee engagement	6.6	0.1	4	6
Organizational culture	6.7	0.1	4	6
Employee development	6.8	0.1	4	6
Organizational structure	6.9	0.1	4	6
Employee motivation	7.0	0.1	4	6
Organizational strategy	7.1	0.1	4	6
Employee performance	7.2	0.1	4	6
Organizational climate	7.3	0.1	4	6
Employee turnover	7.4	0.1	4	6
Organizational reputation	7.5	0.1	4	6
Employee loyalty	7.6	0.1	4	6
Organizational success	7.7	0.1	4	6
Employee commitment	7.8	0.1	4	6
Organizational growth	7.9	0.1	4	6
Employee productivity	8.0	0.1	4	6
Organizational efficiency	8.1	0.1	4	6
Employee quality	8.2	0.1	4	6
Organizational effectiveness	8.3	0.1	4	6
Employee satisfaction	8.4	0.1	4	6
Organizational health	8.5	0.1	4	6
Employee well-being	8.6	0.1	4	6
Organizational resilience	8.7	0.1	4	6
Employee engagement	8.8	0.1	4	6
Organizational innovation	8.9	0.1	4	6
Employee performance	9.0	0.1	4	6
Organizational strategy	9.1	0.1	4	6
Employee productivity	9.2	0.1	4	6
Organizational efficiency	9.3	0.1	4	6
Employee quality	9.4	0.1	4	6
Organizational effectiveness	9.5	0.1	4	6
Employee satisfaction	9.6	0.1	4	6
Organizational health	9.7	0.1	4	6
Employee well-being	9.8	0.1	4	6
Organizational resilience	9.9	0.1	4	6
Employee engagement	10.0	0.1	4	6




FIG. 6A




FIG. 60




FIG. 6C




FIG. 6D




FIG. 6E




FIG. 6F




FIG 6 G




FIG. 7

PERSONAL
APPLIANCE




FIG. 8

DECLARATION FOR PATENT APPLICATION

As a below named inventor I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled:

STRUCTURES AND METHODS TO ENHANCE FIELD EMISSION IN FIELD EMITTER DEVICES .

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, § 1.56 (see page 3 attached hereto).

I hereby claim foreign priority benefits under Title 35, United States Code, §119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:

No such claim for priority is being made at this time.

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

No such claim for priority is being made at this time.

I hereby claim the benefit under Title 35, United States Code, § 120/365 of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application.

No such claim for priority is being made at this time.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of sole inventor : **Yongjun Hu**
Citizenship: **Peoples Republic of China**
Post Office Address: 2470 Canal St., #203
Boise, ID 83705

Residence: **Boise, ID**

Signature: _____

Yongjun Hu

Date: _____

08/27/98

Full Name of inventor:
Citizenship:
Post Office Address:

Residence:

Signature: _____

Date: _____

Full Name of inventor:
Citizenship:
Post Office Address:

Residence:

Signature: _____

Date: _____

Full Name of inventor:
Citizenship:
Post Office Address:

Residence:

Signature: _____

Date: _____

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) it refutes, or is inconsistent with, a position the applicant takes in:
 - (i) opposing an argument of unpatentability relied on by the Office, or
 - (ii) asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.